

1104/2004

I BO4/51909

REC'D 23 SEP 2004

WIPO

PCT

PA 1106665

**THE UNITED STATES OF AMERICA**

**TO ALL TO WHOM THESE PRESENTS SHALL COME:**

**UNITED STATES DEPARTMENT OF COMMERCE**

**United States Patent and Trademark Office**

**December 18, 2003**

**THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM  
THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK  
OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT  
APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A  
FILING DATE UNDER 35 USC 111.**

**APPLICATION NUMBER: 60/504,997**

**FILING DATE: September 22, 2003**

**PRIORITY DOCUMENT  
SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH  
RULE 17.1(a) OR (b)**

**By Authority of the  
COMMISSIONER OF PATENTS AND TRADEMARKS**

  
**W. MONTGOMERY**  
Certifying Officer

**BEST AVAILABLE COPY**

PATENT APPLICATION SERIAL NO. \_\_\_\_\_

U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICE  
FEE RECORD SHEET

09/26/2003 EFLORES 00000096 141270 60504997  
01 FC:1005 160.00 DA

PTO-1556  
(5/87)

1461 U.S. PTO  
19/22/03

Please type a plus sign (+) inside this box

PTO/SB/16 (02-01)  
Approved for use through 10/31/2002. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**PROVISIONAL APPLICATION FOR PATENT COVER SHEET**

This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR 1.53 (c).

Express Mail Label No. EV 312 069 732

Date of Deposit: September 22, 2003

22151 U.S.P.T.O.  
60/504997  
09/22/03**INVENTOR(S)**

Given Name (first and middle [if any])

Family Name or Surname

Residence  
(City and either State or Foreign Country)JOHN  
TED  
BENOITPETRUZZELLO  
LETAVIC  
DUFORTCARMEL, NY  
PUTNAM VALLEY, NY  
CROTON-ON-HUDSON, NY Additional inventors are being named on the \_\_\_\_\_ separately numbered sheets attached hereto**TITLE OF THE INVENTION (280 characters max)****DYNAMIC CONTROL OF CAPACITANCE ELEMENTS IN FIELD EFFECT STRUCTURES****CORRESPONDENCE ADDRESS**

Direct all correspondence to:

 Customer Number

24737

**\*24737\***

OR

Type Customer Number here

<input checked="" type="checkbox"/> Firm or Individual Name	U. S. PHILIPS CORPORATION			
Address	P. O. BOX 3001			
Address				
City	BRIARCLIFF MANOR	State	NY	ZIP 10510
Country	USA	Telephone	(914) 945-6000	Fax (914) 332-0615

**ENCLOSED APPLICATION PARTS (check all that apply)**

<input checked="" type="checkbox"/> Specification Number of Pages	11	<input type="checkbox"/> CD(s), Number	
<input checked="" type="checkbox"/> Drawing(s) Number of Sheets	4	Other (specify) _____	
<input type="checkbox"/> Application Data Sheet. See 37 CFR 1.76			

**METHOD OF PAYMENT OF FILING FEES FOR THIS PROVISIONAL APPLICATION FOR PATENT (check one)** Applicant claims small entity status. See 37 CFR 1.27.FILING FEE  
AMOUNT (\$) A check or money order is enclosed to cover the filing fees The Commissioner is hereby authorized to charge filing fees or credit any overpayment to Deposit Account Number: 14-1270

160.00

 Payment by credit card. Form PTO-2038 is attached.

The invention was made by an agency of the United States Government or under a contract with an agency of the United States Government.

 No. Yes, the name of the U.S. Government agency and the Government contract number are: \_\_\_\_\_Respectfully submitted,  
SIGNATURE

TYPED or PRINTED NAME STEVEN R. BIREN

Date 9/22/03

REGISTRATION NO.: 26,531

(if appropriate)

Docket Number: US030345

TELEPHONE (914) 333-9630

**USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT**

This collection of information is required by 37 CFR 1.51. The information is used by the public to file (and by the PTO to process) a provisional application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 8 hours to complete, including gathering, preparing, and submitting the complete provisional application to the PTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, D.C., 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Box Provisional Application, Assistant Commissioner for Patents, Alexandria, VA 22313.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

JOHN PETRUZZELLO ET AL

US 030345

Serial No.:

Filed: CONCURRENTLY

Title: DYNAMIC CONTROL OF CAPACITANCE ELEMENTS IN FIELD EFFECT  
STRUCTURES

Commissioner for Patents  
Alexandria, VA 22313

AUTHORIZATION PURSUANT TO 37 CFR  1.136(a) (3)  
AND TO CHARGE DEPOSIT ACCOUNT

Sir:

The Commissioner is hereby requested and authorized to treat any concurrent or future reply in this application requiring a petition for extension of time for its timely submission, as incorporating a petition for extension of time for the appropriate length of time.

Please charge any additional fees which may now or in the future be required in this application, including extension of time fees, but excluding the issue fee unless explicitly requested to do so, and credit any overpayment, to Deposit Account No. 14-1270.

Respectfully submitted,

By   
Steven R. Biren Reg. 26,531  
Attorney  
(914) 333-9630

DYNAMIC CONTROL OF CAPACITANCE ELEMENTS IN FIELD EFFECT  
SEMICONDUCTOR DEVICES

5

The capacitance of various elements of a field effect device, such as silicon based metal oxide field effect transistors (MOSFET), can impact the performance of the device. For example, the capacitance of various elements can impact the switching speed of the device, and, as such, the transient response of the device. Accordingly, it is useful to control the capacitance of the elements of the device.

10 Moreover, in some applications, it is beneficial to be able to dynamically control the capacitance of particular elements of a field effect transistor. For example, in high-voltage (HV) transistors it may be beneficial to change in a dynamic manner the gate-to-drain capacitance ( $C_{GD}$ ), or the drain-to-source capacitance ( $C_{DS}$ ), or both, or to change the 15 ratio of  $C_{GD}/C_{DS}$  (hereinafter often referred to as 'the ratio') by altering one or both capacitance elements.

20 One application in which it may be useful to dynamically alter the ratio is in ultrasonic equipment, such as imaging equipment based on ultrasonic technology. This technology is often employed in medical testing equipment. In many ultrasonic-based imaging devices there are transducers that are coupled to an electronic transmitter and an electronic receiver. The transducers are relatively high-voltage devices, and the receiver often is necessarily very sensitive to foster improved resolution in the image.

25 While this sensitivity is useful in improving the image resolution, it renders the receivers susceptible to transient electrical pulses. In order to address this susceptibility, it is necessary to ensure the receiver is isolated during the transmission of the relatively high HV transmit signal. Moreover, the switch itself must be controlled so that when it switches 'on' the receiver, the pulse from the switch is not too great so undesired images are avoided. In order to achieve this, it is necessary to control the ratio during fabrication of the MOSFET-based HV switch.

30 As is known, each transducer has its own electrical characteristics, and if a transducer is changed for a particular application, the ratio must also be changed. In known technology, the ratio is a static value. Unfortunately, the value of the ratio in known HV field effect devices is dictated by the device layout, with little or no control by

the device designer. Accordingly, the switching behavior of the device, including its transient response is difficult to optimize for a particular transducer, since the ratio is fixed.

Accordingly, what is needed is a field-effect device that is capable of dynamic variation of the ratio ( $C_{GD}/C_{DS}$ ).

5 According to an example embodiment, a field effect device includes at least one segmented field plate, each of the at least one segmented field plates having a plurality of segments that each form a plate of a capacitor, wherein the field effect device is connected to an electronic element that dynamically connects selected segments to selectively set a gate-to-drain and a drain-to-source capacitance.

10 According to an example embodiment, an ultrasonic device includes a transducer coupled to a switching device that switches the transducer between a transmit mode and a receive mode switching device, wherein the switching device includes a field effect device that includes at least one segmented field plate, each of the at least one segmented field plates having a plurality of segments that each form a plate of a capacitor; and wherein the 15 field effect device is connected to an electronic element that dynamically connects selected segments to selectively set a gate-to-drain and a drain-to-source capacitance.

20 The invention is best understood from the following detailed description when read with the accompanying drawing figures. It is emphasized that the various features are not necessarily drawn to scale. In fact, the dimensions may be arbitrarily increased or decreased for clarity of discussion.

Fig. 1 is a cross-sectional view of a field effect transistor in accordance with an example embodiment.

25 Fig. 2 is a top-view of a connection pattern in accordance with an example embodiment.

Fig. 3 is an equivalent circuit diagram of a circuit in accordance with an example embodiment.

30 Fig. 4 is a schematic view of an ultrasonic device in accordance with an example embodiment.

In the following detailed description, for purposes of explanation and not limitation, example embodiments disclosing specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one 5 having ordinary skill in the art having had the benefit of the present disclosure, that the present invention may be practiced in other embodiments that depart from the specific details disclosed herein. Moreover, descriptions of well-known devices, methods and materials may be omitted so as to not obscure the description of the present invention.

Briefly, the example embodiments relate to a field effect device and its 10 implementation as a switching element having a dynamically variable  $C_{GD}$  and  $C_{DS}$ , and therefore a dynamically variable ratio  $C_{GD}/C_{DS}$ . The dynamic variability is effected by the selective connection of segments to the gate and source. This is achieved by use of a multiplexing device or similar device. In one example embodiment, the switching element is used in switching between the transmit function and receive function of an ultrasonic 15 transducer. Characteristically, the switching element can be used in two regimes. In a first regime the ratio  $C_{GD}/C_{DS}$  can be changed during turn-on of the switching element to minimize charge injection, and in a second to dynamically select a particular  $C_{GD}/C_{DS}$  for each transducer to optimize the quality of the received signal from the transducer. These and other details will become clearer as the present description of example embodiments 20 continues.

Fig. 1 shows a field effect device 100 in accordance with an example embodiment. In the example embodiment of Fig. 1, the device is a HV semiconductor-on-insulator (SOI), which is silicon-based. It is noted that this is merely illustrative, and other example 25 embodiments may be from other materials/technologies. For example, the device may be a lateral double-diffused MOS (LDMOS) structure as shown. Alternatively, the device may be another type of HV field effect structure such as a lateral junction FET or diode. The semiconductor-base of the devices may be silicon, silicon-germanium (Si-Ge), or III-V material, such as GaAs. Finally, the concepts of the example embodiments can be used for devices with breakdown voltages greater than approximately 100V.

30 Many aspects of the device 100 are well-known of one skilled in the semiconductor device and fabrication arts. As such, unless described otherwise, the fabrication

techniques, materials and doping levels, being well-known to one skilled in the art, are omitted so as to not obscure the description of the embodiments.

The device 100 includes a substrate 101, such as monocrystalline silicon. As the device 100 is an SOI device, a buried oxide layer is disposed over the substrate 101 and is 5 formed by standard fabrication methods. A bulk Si layer 103 is disposed over the SOI layer 102, and is the n<sup>-</sup>type drift region of the illustrative device 100. A field oxide 104 is disposed over the n<sup>-</sup>drift layer 103. A p<sup>-</sup>type body 105 has a p<sup>+</sup> body contact 106 is 10 formed in contact with the p<sup>-</sup> body 105. Adjacent to the p<sup>+</sup> body contact 106 is the n<sup>+</sup> source 107, which has a source metallization 110 as shown. An n<sup>+</sup> drain 108 is disposed as shown and has a drain metallization 112 thereover. A field plate 109 is segmented as referenced above, having segments 114 and is illustratively metal, and a gate doped-polysilicon (poly) field plate 111 is similarly segmented, having segments 115. Finally, a dielectric layer 113, such as silicon nitride is disposed beneath the poly field plate 111.

The segments are fabricated by known patterning and etching techniques. 15 Illustratively, the spacing 116 between the segments 114 and 115 are on the order of 2.0  $\mu\text{m}$  allowing the connection to the source or gate contacts without degradation of the device operation. The segments 114 and 115 can have widths in the range of approximately 2.0  $\mu\text{m}$  to less than that of an integral field plate (non-segmented), which is on the order of approximately 50  $\mu\text{m}$ . The number of segments 114 and 115 dictates the 20 variability of the capacitance values as well as the maximum value of each  $C_{GD}$  and  $C_{DS}$ . The segments 114 electrically connected to the gate will contribute to  $C_{GD}$ , while segments 115 connected to the source will contribute to the  $C_{DS}$ .

As described in further detail herein, the field plate 109 and the poly field plate 111 are segmented to enable the selective connection of each segment of the field plates to the 25 drain contact 112, or the source contact 110. The selective connection of the segments 114 and 115 enables the control of capacitive components  $C_{GD}$  and  $C_{DS}$ , respectively. Of course, this allows the selective increase of one or both of these components by increasing the area of a plate of the capacitor. Naturally, the ratio  $C_{GD}/ C_{DS}$  can be varied by this selection.

30 Fig. 2 is a top view of a contact pattern 200 of a field effect device such as device 100 in accordance with an example embodiment. Of course in practice, a plurality of such devices may be on a single chip. In the interest of clarity only one will be discussed in

detail. Source 201, gate 202 and drain 203 contacts are as shown. A segmented gate field plate 204 is illustratively doped polysilicon, and a segmented field plate 205 is illustratively a suitable contact metal within the purview of the artisan of ordinary skill in semiconductor device processing and design. Connections to the selected segments of

5 segmented field plates 204 and 205 to achieve a certain value of  $C_{GD}$  or  $C_{DS}$  and/or a particular value of the ratio are effected via contacts 206 and 207, respectively. These contacts 206 and 207 are connected to a control circuit, not shown in Fig. 2, which effects the selective connections.

Fig. 3 shows is schematic diagram of an exemplary control circuit 300 that is useful 10 in effecting the connections to certain segments of the field plates of a field effect device to dynamically control the capacitances  $C_{GD}$ ,  $C_{DS}$  and/or a particular value of the ratio. A gate 301, a drain 302 and a source 303 are as shown in Fig. 1. Connections to the contacts to the segmented field plate of the gate (e.g., segmented field plate 115) are effected by contacts 306 (corresponding to contacts 206 in Fig. 2) and connections to the segmented 15 field plate over the gate (e.g., segmented field plate 114) are effected by contacts 307 (corresponding to contacts 207): The contacts 306 and 307 are connected selectively by a multiplexor 304 (MUX), which receives an input from selector 305. The MUX 305 illustratively includes transistors that have a breakdown voltage that is greater than the gate-to-source voltage, which is usually 14 V.

20 The selector 305 receives the connection information of which of a plurality of switch elements 308 of the MUX 304 should be connected and to which contact in order to effect the desired values of  $C_{GD}$ ,  $C_{DS}$  and/or a particular value of the ratio. In an exemplary embodiment in which the input to the selector 305 is from a transducer of an ultrasonic device, the transducer electronics is adapted to provide the connection information to the 25 selector 305.

In an example embodiment, the value of  $C_{GD}$  is minimized to a significant degree. This is exceedingly beneficial in applications where the device 100 performs a switching function. To this end, the greater the value of  $C_{GD}$ , the more significant the switching losses. As is known, switching losses can result in heating of the device and/or chip and 30 can limit performance of the circuit. Thus, it is useful to reduce the value of  $C_{GD}$  to an acceptable level, which can be accomplished by reducing the area of field plate 109 by connecting to fewer segments 114.

In another example embodiment, it is beneficial to optimize the ratio  $C_{GD}/C_{DS}$  by increasing  $C_{GD}$  and decreasing  $C_{DS}$ . Of course, this is effected by connecting to relatively fewer of segments 114 and more of segments 115. This embodiment is illustratively applicable in switching to a transmit mode and turning off the transmit mode to protect a receiver during operation of the transmitter. Moreover, the HV pulses that can be emitted by the switch can be reduced significantly via this embodiment, thereby reducing false receptions at the receiver.

One example in which the optimization of the ratio is beneficial is in the field of ultrasonic imaging. As referenced above, damage to the receiver and false images can be substantially avoided by controlling the ratio. The field effect device 100 may be used in the transmit/receive (TR) switch circuit. Because the frequency response of each transducer is different, according to an example embodiment the ratio  $C_{GD}/C_{DS}$  is changed for each transducer element so that a substantially optimal ratio is chosen for each individual transducer allowing the transducer to optimally function. Ultimately, this fosters a reduction in the errant HV pulse that can be sent by the switch when it is turned to an 'on' state when it is desired to turn the receiver of the ultrasonic device on to receive a signal from the transducer. Of course, this signal is converted to an electrical signal by the electronic elements of the receiver and is used to form an image of the object probed by the transducer.

An ultrasonic imaging device 400 according to example embodiment is shown in schematic form in Fig. 4. It is noted that the details of the transmission, reception and imaging of the device 400 is, for the most part, outside the scope of the present disclosure. However, a significant benefit of the field effect device of the switch of the present example embodiment lies in the ability to substantially reduce errant HV pulses from being emitted by the field effect device by controlling the ratio. In one example embodiment, this is achieved by increasing  $C_{GD}$  and decreasing  $C_{DS}$ , while in another example embodiment the ratio is optimized for each transducer. Thereby, with one switching device a plurality of transducers may be used, each having a different frequency response and ratio requirement for the switch. As such the need to compromise on the quality of the received signal when transducers are interchanged for different situations, or to unnecessarily limit the number of transducers that can be used with the ultrasonic device.

The ultrasonic imaging device 400 includes an ultrasonic electronics module 401, an imaging display 402, a transducer 403, and a keyboard/entry device 405. The ultrasonic electronics module 401 includes a transmitter, a receiver, a switching element and a control circuit for the switching element. The switching element may include a transmit/receive 5 (TR) switch incorporating a semiconductor device such as the field effect device 100 described above. The various elements of the electronics module are as described above in connection with various example embodiments. The transducer 403 is one of a plurality of interchangeable transducers that can be used in keeping with the example embodiments. As described in detail above, each transducer 403 has a certain requirement for the ratio and/or 10 the components thereof. These requirements are input to the control circuit as described above to optimize the performance of the transducer and the receiver. Finally, the imaging display 402 is a known device in ultrasonic imaging.

The example embodiments having been described in detail in connection through a discussion of exemplary embodiments, it is clear that modifications of the invention will be 15 apparent to one having ordinary skill in the art having had the benefit of the present disclosure. Such modifications and variations are included in the scope of the appended claims.

Claims:

1. A field effect device, comprising:

at least one segmented field plate, each of the at least one segmented field plates having a plurality of segments that each form a plate of a capacitor, wherein the field effect device is connected to an electronic device that dynamically connects selected segments to selectively set a gate-to-drain ( $C_{GD}$ ), and a drain-to-source ( $C_{DS}$ ) capacitance.

2. A field effect device as recited in claim 1, wherein the at least one segmented field plate further comprises a first segmented field plate and a second segmented field plate.

3. A field effect device as recited in claim 1, wherein the field effect device is a metal-oxide-semiconductor field effect transistor (MOSFET).

4. A field effect device as recited in claim 2, wherein the second segmented field plate is at least partially disposed over the first field plate.

5. A field effect device as recited in claim 4, wherein a dielectric layer is disposed between the first and the second segmented field plates at a location where the second segmented field plate partially overlaps the first segmented field plate.

6. A field effect device as recited in claim 3, wherein the field effect device is a semiconductor-on-insulator structure.

7. A field effect device as recited in claim 1, wherein the device is a semiconductor transistor, and the semiconductor is one of silicon, silicon-germanium or a III-V semiconductor material.


8. A field effect device as recited in claim 1, wherein a ratio of  $C_{GD}$  to  $C_{DS}$  is selectively and dynamically controlled by the electronic device.

9. A field effect device as recited in claim 8, wherein the ratio is a ratio of approximately 0.3 to approximately less than 0.9.
10. A field effect device as recited in claim 1, wherein the device is a component of an electrical switch.
11. An ultrasonic device, comprising:  
a transducer coupled to a switching device that switches the transducer between a transmit mode and a receive mode switching device, wherein the switching device includes a field effect device, which includes at least one segmented field plate, each of the at least one segmented field plates having a plurality of segments that each form a plate of a capacitor; and wherein the field effect device is connected to an electronic device that dynamically connects selected segments to selectively set a gate-to-drain ( $C_{GD}$ ) and a drain-to-source capacitance ( $C_{DS}$ ).
12. An ultrasonic device as recited in claim 11, wherein the transducer optimally operates at a particular ratio of  $C_{GD}$  to  $C_{DS}$ , and the electronic device connects the selected segments to realize the particular ratio.
13. An ultrasonic device as recited in claim 11, wherein the ultrasonic device is adapted to connect to any of a plurality of transducers, each of which optimally operates at one of a particular ratio  $C_{GD}$  to  $C_{DS}$ , and the electronic device connects the selected segments to realize the particular ratio for each of the plurality of transducers when in use with the ultrasonic device.
14. An ultrasonic device as recited in claim 11, wherein the at least one segmented field plate further comprises a first segmented field plate and a second segmented field plate.
15. An ultrasonic device as recited in claim 11, wherein the field effect device is a metal-oxide-semiconductor field effect transistor (MOSFET).

16. An ultrasonic device as recited in claim 13, wherein the second segmented field plate is at least partially disposed over the first segmented field plate.
17. An ultrasonic device as recited in claim 15, wherein a dielectric layer is disposed between the first and the second segmented field plates at a location where the second segmented field plate partially overlaps the first segmented field plate.
18. An ultrasonic device as recited in claim 14, wherein the field effect device is a semiconductor-on-insulator structure.
19. An ultrasonic device as recited in claim 11, wherein the field effect device is a semiconductor transistor, and the semiconductor is one of silicon, silicon-germanium or a III-V semiconductor material.
20. An ultrasonic device as recited in claim 11, wherein the electronic device includes a multiplexer, which receives an input from the transducer, and based on the input effects the dynamic selection.
21. An ultrasonic device as recited in claim 11, wherein  $C_{GD}$  is less than  $C_{DS}$ .

**ABSTRACT**

A field effect device includes at least one segmented field plate, each of the at least 5 one segmented field plates having a plurality of segments that each form a plate of a capacitor, wherein the field effect device is connected to an electronic element that dynamically connects selected segments to selectively set a gate-to-drain and a drain-to-source capacitance. An ultrasonic device includes a transducer coupled to a switching device that switches the transducer between a transmit mode and a receive mode switching 10 device, wherein the switching device includes the field effect device.






Fig. 2





Fig. 3

400



402

Fig. 4

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

JOHN PETRUZZELLO ET AL

US 030345

Serial No.:

Filed: CONCURRENTLY

Title: DYNAMIC CONTROL OF CAPACITANCE ELEMENTS IN FIELD EFFECT  
STRUCTURES

Commissioner for Patents  
Alexandria, VA 22313

APPOINTMENT OF ASSOCIATES

Sir:

The undersigned Attorney of Record hereby revokes all prior appointments (if any) of Associate Attorney(s) or Agent(s) in the above-captioned case and appoints:


STEVEN R. BIREN

(Registration No. 26,531)

c/o U.S. PHILIPS CORPORATION, Intellectual Property Department,  
P.O. BOX 3001, Briarcliff Manor NY 10510, his Associate  
Attorney(s)/Agent(s) with all the usual powers to prosecute the  
above-identified application and any division or continuation  
thereof, to make alterations and amendments therein, and to  
transact all business in the Patent and Trademark Office connected  
therewith.

ALL CORRESPONDENCE CONCERNING THIS APPLICATION AND THE  
LETTERS PATENT WHEN GRANTED SHOULD BE ADDRESSED TO THE UNDERSIGNED  
ATTORNEY OF RECORD.

Respectfully,



Michael E. Marion, Reg. 32,266  
Attorney of Record

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**